

**Module: Applied FPGA and VLSI Design**

<b>Level</b>	Master	<b>Short Name</b>	AFPGA
<b>Responsible Lecturers</b>	Peter Bartmann, M.Sc.		
<b>Department, Facility</b>	Electrical Engineering and Computer Science		
<b>Course of Studies</b>	Applied Information Technology, Master		
<b>Compulsory/elective</b>	Compulsory elective	<b>ECTS Credit Points</b>	5
<b>Semester of Studies</b>	2	<b>Semester Hours per Week</b>	4
<b>Length (semesters)</b>	1	<b>Workload (hours)</b>	150
<b>Frequency</b>	WiSe	<b>Presence Hours</b>	60
<b>Teaching Language</b>	English	<b>Self-Study Hours</b>	90

The following section is filled only if there is **exactly one** module-concluding exam.

<b>Exam Type</b>	Portfolio Exam	<b>Exam Language</b>	German/English
<b>Exam Length (minutes)</b>		<b>Exam Grading System</b>	One-third Grades
<b>Learning Outcomes</b>	After successful completion of the course, students are able to: <ul style="list-style-type: none"> <li>• Describe and explain conventional and non-conventional number systems</li> <li>• Calculate in non-conventional number systems (add/sub, mult, div) incl. rounding and overflow handling</li> <li>• Implement advanced/optimized adder and multiplication structures in VLSI design</li> <li>• Implement and test digital signal processing pipelines (like polyphase filter)</li> <li>• Compose and analyze timing constraints</li> <li>• Analyze existing arithmetic / logic units, differentiate against other solutions and optimize them according to a given measurement function</li> </ul>		
<b>Participation Prerequisites</b>	Following knowledge is helpful, but not required to participate. <ul style="list-style-type: none"> <li>• Experience in hardware description language VHDL or Verilog</li> <li>• Good understanding of linear algebra and number representations</li> <li>• Confidence use/handling of Boolean logic</li> <li>• Basic knowledge in discrete signals and systems</li> </ul>		

The previous section is filled only if there is **exactly one** module-concluding exam.

<b>Consideration of Gender and Diversity Issues</b>	✓ Use of gender-neutral language (THL standard) ✓ Target group specific adjustment of didactic methods ✗ Making subject diversity visible (female researchers, cultures etc.)
<b>Applicability</b>	

Remarks	
---------	--

## Module Course: Applied FPGA and VLSI Design (Lecture)

(of Module: Applied FPGA and VLSI Design)

<b>Course Type</b>	Lecture	<b>Form of Learning</b>	Presence
<b>Mandatory Attendance</b>	no	<b>ECTS Credit Points</b>	3
<b>Participation Limit</b>		<b>Semester Hours per Week</b>	3
<b>Group Size</b>		<b>Workload (hours)</b>	90
<b>Teaching Language</b>	English	<b>Presence Hours</b>	45
<b>Study Achievements ("Studienleistung", SL)</b>		<b>Self-Study Hours</b>	45
<b>SL Length (minutes)</b>		<b>SL Grading System</b>	

The following section is filled only if there is a course-specific exam.

<b>Exam Type</b>		<b>Exam Language</b>	
<b>Exam Length (minutes)</b>		<b>Exam Grading System</b>	
<b>Learning Outcomes</b>			
<b>Participation Prerequisites</b>			

The previous section is filled only if there is a course-specific exam.

<b>Contents</b>	<ul style="list-style-type: none"> <li>• Number representation / number systems <ul style="list-style-type: none"> <li>• recap on conventional systems</li> <li>• non-conventional/redundant number systems</li> <li>• rounding and overflow in non-conventional systems</li> </ul> </li> <li>• Addition <ul style="list-style-type: none"> <li>• Carry based adder</li> <li>• carry-free redundant adder</li> <li>• multi-operand and sequential adder</li> </ul> </li> <li>• Multiplication/Division <ul style="list-style-type: none"> <li>• Advanced structures like Braun-Array-Multiplier</li> <li>• Pezarris-Array-Multiplier and Booth-Wallace-Multiplier</li> <li>• division by multiplication</li> </ul> </li> <li>• Optimization for FPGAs <ul style="list-style-type: none"> <li>• Timing description</li> <li>• FPGA-optimized VHDL-coding</li> </ul> </li> <li>• Applications <ul style="list-style-type: none"> <li>• Transformation of algorithms</li> <li>• Retiming</li> <li>• Multi-rate and polyphase digital filters</li> </ul> </li> </ul>
<b>Literature</b>	<ul style="list-style-type: none"> <li>• Amos R. Omondi, Computer Arithmetic Systems Algorithms, Architecture and Implementations, Prentice-Hall, 1994, ISBN:0-13-334301-4</li> </ul>

- Steve Kilts, Advanced FPGA Design, Architecture, Implementation, and Optimization, Wiley-Interscience, 2007, ISBN: 978-0-470-05437-6
- Israel Koren, Computer Arithmetic Algorithms, <http://www.ecs.umass.edu/ece/koren/arith/>
- Peter Pirsch, Architekturen der digitalen Signalverarbeitung, B.G. Teubner, Stuttgart, 1996
- Jean-Michel Muller, Elementary Functions, Algorithms and Implementation, Birkhäuser Boston, 2006, <http://perso.ens-lyon.fr/jean-michel.muller/SecondEdition.html>
- Reto Zimmermann, Computer Arithmetic: Principles, Architectures, and VLSI Design, Lecture notes, Integrated Systems Laboratory, ETH Zürich, 1997, <http://www.iis.ee.ethz.ch/~zimmi>

Remarks	
---------	--

## Module Course: Applied FPGA and VLSI Design (Practical Training)

(of Module: Applied FPGA and VLSI Design)

<b>Course Type</b>	Practical Training	<b>Form of Learning</b>	Presence
<b>Mandatory Attendance</b>	yes	<b>ECTS Credit Points</b>	2
<b>Participation Limit</b>		<b>Semester Hours per Week</b>	1
<b>Group Size</b>		<b>Workload (hours)</b>	60
<b>Teaching Language</b>	English	<b>Presence Hours</b>	15
<b>Study Achievements ("Studienleistung", SL)</b>		<b>Self-Study Hours</b>	45
<b>SL Length (minutes)</b>		<b>SL Grading System</b>	

The following section is filled only if there is a course-specific exam.

<b>Exam Type</b>		<b>Exam Language</b>	
<b>Exam Length (minutes)</b>		<b>Exam Grading System</b>	
<b>Learning Outcomes</b>			
<b>Participation Prerequisites</b>			

The previous section is filled only if there is a course-specific exam.

<b>Contents</b>	<ul style="list-style-type: none"> <li>• Implementation of a multiplication-addition structure (e.g. FIR filter, color space transformation) in VHDL</li> <li>• Testing and evaluation of own implementation</li> <li>• Optimizing VHDL code for a given FPGA</li> <li>• Optimization according to an objective function (combination of error, max. speed, min. size, ...)</li> </ul>
<b>Literature</b>	<ul style="list-style-type: none"> <li>• Same as lecture</li> <li>• Documentation of used development kits</li> </ul>
<b>Remarks</b>	